based on amorphous oxide semiconductors have great application prospects in the next generation wearable and portable electronics [4] [5] [6] . At present, a major challenge of batterypowered wearable or portable electronics is to reduce the operating voltage and power consumption [7] . Electric double layer (EDL) transistors (EDLTs) are promising candidates for low-voltage operations because of their high capacitance (C) gate modulations [8] [9] [10] . In recent years, significant efforts have been focused on developing and exploring new electrolyte materials as well as novel processing methodologies to achieve two main objectives: enlarging C to reduce the operation voltage, and lowering the processing temperature to be compatible with flexible plastic substrates in low cost. Solution processed ionic liquids or gels [11] [12] [13] [14] [15] [16] [17] [18] and polymer electrolytes [19] , [20] are frequently used as dielectric layers for fabrications of EDLTs. However, most of them require photolithography or printing to pattern the active area or electrolyte layer [12] [13] [14] , [16] [17] [18] [19] . Solid-state electrolytes, e.g. microporous SiO 2 , have been developed recently [21] [22] [23] [24] [25] . However, their fabrication processes, e.g. plasma-enhanced chemical-vapor deposition [21] , [23] and sputtering [24] , [25] , are usually time consuming (vacuum atmosphere, low deposition speed, etc.) compared to the solution processes. "Cut and stick" and "cut and bond" techniques have been developed for ion gel gated organic TFTs [26] , [27] . However, only electrolyte layer and gate have been patterned in both techniques, and the source and drain contacts still need to be patterned by photolithography or shadow mask. Simple, low cost, and eco-friendly patterning techniques for preparing flexible EDLTs are highly desirable.
In this work, a "carving, cutting, and flip-chip bonding (CCFB)" technique is developed for polyelectrolyte gated flexible IGZO EDLTs. In this technique, the active area has been patterned by simple mechanical needle carving, and the gate has been patterned by cutting and flip-chip bonding with the electrolyte layer. The CCFB technique is simple, low cost, eco-friendly, easy to be applied in mass production, and can be used in flexible substrates. Based on the CCFB technique, high performance flexible IGZO EDLTs with a low operating voltage of 1 V, a small threshold voltage (V th ) of 0.51 V, a very low subthreshold swing (SS) of 76 mV/dec, and a high current on/off ratio (I on/off ) of about 1.4 × 10 7 , have been realized.
II. EXPERIMENTAL DETAILS
The fabrication process and the cross-sectional structure of the poly(styrenesulfonic acid sodium salt) (PSSNa) gated IGZO EDLTs are illustrated in Fig. 1(a) . Flexible Polyethylene terephthalate (PET) covered by 200-nm ITO was used as both substrates and electrodes (step 1 in Fig. 1(a) ). A domestic cutting plotter (Kele, DC240) is used for both carving ITO-PET to form the channel area (step 2 in Fig. 1 (a) ) and cutting ITO-PET for the gate electrodes (step 4 in Fig. 1(a) ). Under such groove carving, the channel width (W) and length (L) of the EDLTs are 1 cm and ∼45-120 µm, respectively. The size of the cut ITO-PET gate chips is 1.0 mm × 1.2 cm. The carved ITO-PET with patterned source and drain electrodes and the cut ITO-PET gate chips were then cleaned in an ultrasonic bath of ethanol and DI water in succession, and then dried by nitrogen gas, to remove pollutants and the ITO residues produced by carving or cutting. Subsequently, IGZO layer with various thicknesses (50, 100, 150, 200 nm) was deposited conformally into the carved grooves (step 3 in Fig. 1(a) ) with a shadow mask by RF-sputtering at room temperature [28] , for studying the influence of IGZO thickness on the device performance.
To prepare PSSNa polyelectrolyte gels, PSSNa (M.W. ∼70,000, Alfa Aesar), D-sorbitol (Sigma-Aldrich), glycerol (Merck) and deionized water were mixed with a weight ratio of 40, 10, 10, 40%, respectively [29] . To facilitate electrical measurements, conductive copper tapes were pasted on one side of the gate chips from the ITO to the PET surface, as shown in Fig. 1(a) and (c). The polyelectrolyte was smeared onto these gate chips, as shown in step 4 in Fig. 1(a) . Then, the PSSNa/ITO/PET chips were flipped and bonded onto the IGZO on the carved ITO-PET, as shown in step 5 in Fig. 1(a) . The capacitance of the polyelectrolyte was measured by an LCR meter (Agilent E4980A). The electrical characteristics of the EDLTs were measured by source measure unit (Agilent B2902). The morphology of the groove was investigated using a scanning electron microscope (SEM, FEI Nova Nano450).
III. RESULTS AND DISCUSSION
In order to study the capacitance of the EDL and its dependence on the frequency, we have fabricated an EDL capacitor with a structure of ITO/PSSNa polyelectrolyte/ITO. The chemical structure of PSSNa and the schematic crosssection of EDL capacitor are shown in Fig. 2(a) and (b) . When an external voltage is applied, PSSNa dissociated into polyanions (PSS − ) and cations (Na + ) [30] . The Na + ions move to the negatively biased electrode to form EDL, while polyanions stay close to the positively biased electrode as shown in Fig. 2(b) . The EDLs are separated by only ∼1 nm, which leads to extraordinary high C and electric field [8] , [12] , [15] . The dependences of specific C and phase-angle of the capacitor on frequency under different AC voltages are shown in Fig. 2(c) . At low frequencies (< 100 Hz), most of the Na + ions accumulate near the cathode/PSSNa polyelectrolyte interfaces, leading to the formation of a large EDL capacitance. At intermediate frequencies (100 Hz < f < 10 kHz), only a limited number of Na + ions close to the cathode can accumulate at the interfaces to form the EDL capacitance, and a large number of Na + ions drift in response to the electric filed and contribute to resistance. This leads to the dependent capacitance on frequency. At high frequencies (>10 kHz), almost all the Na + ions drift in response to the electric field without accumulation, and thus the ITO/PSSNa/ITO works like a pure resistance. The capacitance reaches a maximum of 4.5 µF/cm 2 at 20 Hz. The phase angle settles at −70°instead of −90°at 20 Hz. This is due to the voltage-induced tunneling current which contribute to a parallel resistance under the strong electric field of the EDL. The capacitance increases slightly with the increase of the amplitude of AC signal, due to the increase of the ionic conductivity under increased bias voltage [23] . The magnitude of the capacitance is essentially independent on thickness of the electrolyte layer [15] , enabling ease of manufacturing via coating techniques such as smearing.
With the simple CCFB technique, EDLTs with various IGZO thicknesses (50, 100, 150, 200 nm) were fabricated. It is interesting that despite the carving depth of the groove is even larger than 120 µm and the carved surface is rough, as shown in Fig. 1(b) , the EDLTs with IGZO layer of only 50 ∼ 200 nm can realize low voltage (∼1 V) field effect carrier transport, as shown in Fig. 3(a) , indicating the high applicability of the CCFB technique. The gate leakage current of these IGZO EDLTs is ∼10 −8 A, and is typical for electrolyte-gated TFTs [8] , [22] , [23] . The drain current (I ds ) of these EDLTs is more limited by the drift velocity of ions under higher frequencies. Thus, we used a low sweep rate of 18 mV/s for the transfer curve measurements. The output characteristic of the EDLT with 100-nm IGZO shown in Fig. 3(b) , indicates the EDLT achieves large saturation current (I dsat = 0.25 mA) under very low gate voltage, V gs , of 1V, reflecting strong gate modulation effect of the EDL capacitance. The linear region under low drain voltage, V ds , suggests ohmic contacts between the IGZO and ITO source/drain electrodes. The results illustrate that the IGZO EDLTs fabricated by CCFB technique have great potential for low-voltage and high on-current applications.
The influences of the IGZO thickness on the EDLTs performances are shown in Fig. 3 (a) and (c) . The saturated mobility (µ) of these EDLTs are extracted from the transfer curve by using I ds = (W µC/2L) V gs − V th 2 and taking an average L of 120 µm, where V th is the threshold voltage. The mobility shows a clear increase with the IGZO thickness increases from 50 to 150 nm, and then achieves saturation. It is suggested that deposition of the IGZO layer can reduce the surface roughness on the carved grooves, which can be called "filling the pothole". For the IGZO with the thicknesses of 50-100 nm, the thicker IGZO layer has a smoother top surface and lower trap state density at the channel interface. As the IGZO thickness increased to more than 100-150 nm, such "filling the pothole" effect is no longer dominant. SS first decreased to a minimum of only 76 mV/dec and then increased. SS value is associated with the total trap density (D total ), which is determined by the interface trap density (D it ), bulk trap density (D bulk ), and the IGZO bottom surface trap density (D bottom ) [28] . Assuming an uniform D bulk , D total can be expressed as,
where t is the thickness of the IGZO layer. D bottom can be assumed the same for all the EDLTs, as we carved the ITO-PET with the same mechanical parameters. D it should first decrease because the reduce of IGZO top surface roughness for t increases from 50 to 100 nm, and then reaches a saturation. As a result, the minimum SS appears at the IGZO thickness of 100 nm, indicating that the large roughness of back channel surface plays a predominant role for EDLTs with IGZO thinner than 100 nm, whereas, the bulk traps became dominant for EDLTs with IGZO thicker than 100 nm. Anticlockwise hysteresis with V th shifts of 0.12 ∼ 0.18 V are observed. The hysteresis shows a consistent trend with SS, supporting the traps effect in the channel as we discussed above. The EDLT with 100-nm IGZO shows the highest performance at a very low V g of −1 ∼ +1 V, with the maximum I on/off of 1.4 × 10 7 , smallest SS of 76 mV/dec, and high µ of 1.14 cm 2 /Vs, indicating the CCFB technique is highly promising. In fact, the field effect property can be further improved by optimizing groove parameters including the size (depth, width, and length) and surface roughness, via optimizing the carving parameters such as the radius and materials of the carving needle, the carving force and speed, etc. We have performed bias stress measurements for the optimized EDLT with 100-nm IGZO in order to study its stability under sustained bias. The pulse response measurement was carried out in dynamic stress tests, using a square-shaped pulses of V gs = 0 to 1 V and V ds = 1 V, as shown in Fig. 4(a) . No obvious on current loss was observed after 40 testing cycles. The device also showed stable I ds under the V gs and V ds both of 1V sustained for 1000 seconds, as shown in Fig. 4(b) . This suggests that there was no obvious chemical doping or chemical reaction in PSSNa/IGZO interface when the gate was biased [23] .
In order to avoid the influence of interface traps caused by the substrate roughness on the stability of the EDLT, we used SiO 2 /Si as the substrate to study the effect of electrolyte on device stability, as shown in Fig. 5(a) . The stability of the IGZO EDLT under negative gate bias stress (NGBS) and positive gate bias stress (PGBS) is shown in Fig. 5(b) and (c). Under negative gate bias, water can oxidize to protons and dioxygen, 2H 2 O → 4H + + O 2 + 4e − [31] . These protons migrate under the applied electric field and accumulate at the gate electrode/PSSNa interface, which partially screens the applied gate voltage by creating an extra electric filed that compensates the gate electric field [31] . This causes that V th move towards the positive direction. A much smaller negative V th shift under the PGBS is observed, due to that the electric field induced generation of extra carriers in the channel layer [12] . The capping effect of the PSSNa and ITO/PET gate also contributes to the small PGBS.
IV. CONCLUSION
We have developed a "carving, cutting, and flip-chip bonding" technique to fabricate polyelectrolyte gated EDLTs. The CCFB technique is simple, low cost, eco-friendly, and easy to be applied to mass production. With the CCFB technique, flexible IGZO EDLT exhibits a high performance with a high on/off ratio of 1.4 × 10 7 , a nearly ideal subthreshold swing of 76 mV/dec, a low operating voltage of less than 1V, high PGBS stability, which is comparable to or even better than those fabricated by photolithography or printing techniques.
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